UNCLASSIFIED

AD 295 096

Reproduced by the


ARMED SERVICES TECHNICAL INFORMATION AGENCY
ARLINGTON HALL STATION
ARLINGTON 12, VIRGINIA



UNCLASSIFIED

NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

AS ALI NO. 295096



AIR UNIVERSITY
UNITED STATES AIR FORCE

295 096

SCHOOL OF ENGINEERING

WRIGHT-PATTERSON AIR FORCE BASE, OHIO $^{4\zeta_{T_{\star}}}$

THESIS

Presented to the Faculty of the School of Engineering

The Institute of Technology

Air University

in Partial Fulfillment of the

Requirements for the

in Electrical Engineering

Master of Science Degree

INVESTIGATION AND ANALOG SIMULATION OF

THE TYPE TWO AND

TYPE THREE PHASE-LOCK LOOP

By

Edgar F. Thomas Captain USAF

GE/EE/62-20

Graduate Electronics

December 1962

Preface

This report is the result of my endeavors to investigate the ability of the Phase-Lock Loop to operate in a Type Two and Type Three Configuration. The primary method of analysis is the Analog Computer Simulation. Servo Analysis is also utilized and the two compared. Step, Ramp, and Parabolic inputs are used separately, in a random process.

All the bibliography listed on Pages 61 and 62 is not referred to directly in this report; however, the complete recording of all available literature on the Phase-Lock Loop will serve as a valuable aid to any advanced study in this field.

I wish to acknowledge my gratitude to the following individuals:

Captain John MacCallum, Thesis Advisor, for his guidance, suggestions, encouragement and patience.

Lt. Gustave Wendland, Sponsor, for his valuable assistance in so many ways throughout this ordeal.

Captain Charles Richards, Jr. for his assistance in the digital computer program and Analog Computer Course.

Mr. William Neal, Analog Computation Division, for his aid in programming, and the dogwork of preparing the Analog Computer patch boards.

My son, Keith Joseph, for his great contribution of many long hours of peace and quiet and for giving up his daily playtime with "Deddy" during the months required for completion of this report.

And last, but not least, to my wife, Elaine Mary, for the hours she spent doing the proofreading, lettering, drawings and preliminary typing of this report.

This report would have been impossible if it were not for the patience, encouragement and understanding of my family.

Edgar F. Thomas Captain, USAF

عنتص

Contents

		Page
Prefa	ace	ii
List	of Figures and Tables	vi
Defi	nitions of Abbreviations	viii
Defi	nition of Symbols	ix
Abst	ract	хi
ı.	Introduction	1
	Previous Work	3
	Analysis Procedure	4
	Method of Analysis	4
	Plan of Investigation	4
II.	Analog Computer Simulation for the Phase-Lock Loop	6
	Imput Oscillator Simulation	6
	Phase Detector Simulation	6
	Notch Filter Simulation	n
	Loop Filter Simulation	16
	Voltage Controlled Oscillator Simulation	16
	Phase Shifter Simulation	18
	Voltage Controlled Oscillator Locking Simulation	18
	Phase Error Detector Simulation	24
III.	Dynamic Analysis of the Simulated Phase-Lock Loop	25
	Stability Point	36
	Static Phase Error	37
IV.	Theoretical Servo Analysis of the Phase-Lock Loop	3 8
	Phase Detector	3 8
	Loop Filter	42
	Notch Filter	42
	Voltage Controlled Oscillator	42
	Theoretical Static Phase Error	43

	Page
V. Results, Conclusions, and Recommendations	53
Results	53 53 53 59 60
Bibliography	61
Appendix A: Complete Analog Computer Circuit Diagram for Simulation of the Phase-Lock Loop	63
Appendix B: Computation of Root Loci	67
Appendix C: Dynamic Response for Type Two Phase-Lock Loop	82
Appendix D: Dynamic Response for Type Three Phase-Lock Loop	102
图ta	127

List of Figures and Tables

Figure		Page
ı	Basic Phase-Lock Loop	2
2	Computer Simulation Circuit for Phase-Lock Loop	7
3	SIN COS Generator Analog Computer Diagram	8
4	Input Oscillator Computer Simulation Circuit	8
5	Phase Detector Computer Simulation Circuit	9
6	Quarter Square Type Multiplier	10
7	Log Mag - Angle Plot for High Pass Filter	12
8	High Pass Filter Factor Simulation	13
9	Notch Filter Simulation Circuit	14
10	Log Mag Plot for Notch Filter	15
n	Loop Filter Factor Simulation Circuits	17
12	Basic Computer Simulation of the Phase Shifter	19
13	Phase Shifter Computer Simulation	20
14	Basic Computer Circuit for SIN COS Lock	21
15	Phase Error Detector Simulation	23
16	Phase Error Detector Analysis	23
17	Step Response for Type Two (G = 30)	26
18	Ramp Response for Type Two (G = 30)	2 8
19	Step Response for Type Two (G = 70)	29
20	Ramp Response for Type Two (G = 70)	30
21	Step Response for Type Three (G = 150)	31
22	Ramp Response for Type Three (G = 150)	32
23	Parabolic Response for Type Three (G = 150)	33

Figure		
24	Servo Block Diagram of Phase-Lock Loop	39
25	Phase Detector Analysis	40
26	Notch Filter Transfer Function	41
27	Expanded Root Locus for Type Two System	种
2 8	Complete Root Locus for Type Two System	45
29	Expanded Root Locus for Type Three System	46
30	Complete Root Locus for Type Three System	47
31	Complete Root Locus for Type Three System (Neglecting Notch and VCO Poles and Zeros	48
32	Expanded Root Locus for Type Three System (Neglecting Notch and VCO Poles and Zeros	49
33	Complete and Expanded Root Locus for Type Two System (Neglecting Notch and VCO Poles and Zeros	50
34	Type One Filter	54
35	Stray Error Voltage	55
36	Random Response for Type One	56
37	Random Response for Type Two	57
3 8	Random Response for Type Three	<i>5</i> 8
Table		Page
I	Comparison of System Response	34
TT	Commercian of Theoretical and Evnewimental Values	£h.

Definition of Abbreviations

Abbreviation	Definition
rps	Radians per second
cps	Cycles per second
kcps	Thousand cycles per second
VCO	Voltage Controlled Oscillator
PIL	Phase-Lock Loop
DC	Direct Current
AC	Alternating Current
FM.	Frequency modulation
PM	Phase modulation
sec	Seconds
CIL	Centimeters
ma.	Milliamperes
v	Volts

Definition of Symbols

Symbol	Definition
$\Delta \omega$	Change in frequency, step, radians/sec
Da/t	Change in frequency (ramp) radians/sec
1 4/2	Change in frequency (parabolic) radians/sec
ω ₀	Basic oscillator frequency radians/sec
Le	Control signal voltage to VCO, volts
Δf	Change in frequency, cps
K,	Gain constant of phase detector, volts/radian
K_2	Gain constant of notch filter
F(s)	Loop filter transfer function
K ₃	Gain constant of low pass filter
K ₄	Gain of constant of VCO, radians per sec, per wolt
lm	Modulation Product Signal, wolts
A	Amplitude of output signal from input oscillator
В	Amplitude of output from Voltage Controlled Oscillator
ω_{l}	Frequency of Input Oscillator, rps
w	Frequency of Voltage Controlled Oscillator, rps
~	Phase angle of Input Oscillator radians
arphi	Phase angle of VCO radians
Θ_n	Phase error, radians
G	Forward loop adjustable gain
$G_{\mathcal{T}}$	Total forward loop gain
ln ≈	Phase Error Detector Voltage, volts
\approx	Approximately equal

Symbol	Definition
=	Defined as
≠	Not equal to
G(s)	Forward transfer function
H(s)	Feedback Transfer function
M_{ρ}	Peak overshoot
$t_{ ho}$	Time to peak overshoot
ts	Settling time
E,	Peak to peak voltage, volts
K'o	Step static error coefficient
K',	Ramp static error coefficient
K_L	Parabolic static error coefficient

Abstract

This report is the result of an investigation and simulation of a Type Two and Type Three Phase-Lock Loop. Standard Root Locus Analysis and Analog Computer Simulation were both accomplished, and the results compared. Step, Ramp, and Parabolic imputs were tested separately and in a random sequence to obtain the response of the Phase-Lock Loop.

This report demonstrates that it is possible to operate the Phase-Lock Loop in Type Two and Type Three configuration with large variations in the basic frequency. Recommendations for further study and physical realization are made.

INVESTIGATION AND ANALOG SIMULATION OF

THE TYPE TWO AND

TYPE THREE PHASE-LOCK LOOP


I. Introduction

The advent of the Space Age has introduced the Phase-Lock Loop (PLL), also known as Automatic-Phase-Control, into the foreground of communications. The ability of the PLL to receive a weak FM signal from outer space, increase the power level, and attenuate the noise, has been widely used in Space Telemetry. The major advantage of the PLL is that the loop separates the gain of the system from phase stability. This is helpful, because additional amplifiers may be added to the loop without being concerned about the phase stability of the individual amplifier. The PLL also tends to isolate the output amplitude from the input amplitude, which reduces the power requirements to a relatively low level. Low power leads to transistorized circuitry which explains the wide use for space communications.

One important use in the field of video transmitters is the Automatic Three Dimensional Electronics Scanned Array (Ref 14), PLL is also used in advanced FM/PM telemetry systems, such as the Phase Coherent Detection System (Ref 19).

Basically, the PLL is used to synchronize an oscillator with a low power reference signal. The main component of a PLL is shown in Figure 1.

The electronic loop consists of a Phase Detector, a Voltage



Controlled Oscillator (VCO) and a Loop or Low Pass Filter (Ref ?).

The operation of the system is best understood by assuming that the frequency (a) of imput oscillator is equal to the frequency (a) of the VCO. The D.C. output of the phase detector is proportional to the phase difference between the input oscillator and VCO. If the frequency of the imput oscillator tends to change, the phase difference will change first and present a correction voltage to the VCO to maintain the VCO at the same frequency. The Loop Filter removes the harmonics that are generated in the Phase Detector. This system is unique in that the frequency remains unchanged, a characteristic which would be impossible in an Automatic Frequency Control System (Ref 12).

Previous Work

Lt. Wendland (GGC-62) investigated the feasibilities of using the Type One PLL as a feedback amplifier for use with a Nuclear Magnetic Gyroscope. His preliminary investigation demonstrated that the PLL will perform satisfactorily, provided the inputs are step change in frequency, and a finite constant phase error can be tolerated. Lt. Wendland's preliminary investigation also concluded that the phase of any amplifier added to the circuit was negligible (Ref 19).

To optimize the PLL, it is necessary to have zero phase and frequency error under random inputs. In order to accomplish this, the system type must be increased. This investigation will attempt to increase the type of the system used by Lt. Wendland and to reduce the phase error when operated under step, ramp, parabolic, and random inputs.

Analysis Procedure

The analysis procedure used in this investigation was designed to demonstrate clearly the function of the FLL when operated under Type Two and Type Three conditions.

Method of Analysis. The major method of analysis selected for this investigation was physical simulation on the Analog Computer. The computer results were compared, when possible, with normal feedback control system Root Locus techniques. The Analog simulation was used for three reasons.

- (1) The FIL is concerned with two basic quantities, frequency and phase. The frequency is, by definition, the time rate of change of the phase. $\left(f = \frac{dQ_n}{dt}\right)$ Because of this interrelation, the two cannot be completely separated in any system. The Analog simulation retains these two in their prospective within the system.
- (2) The phase detector is basically a non linear device. Because of the presence of a non linear device in PLL, the dynamic analysis becomes extremely difficult. These non linearities are all taken into account by Analog simulation, which simplifies the problem of dynamic analysis.
- (3) Analog Computer simulation provides a permanent set of graphs which can be used for study and evaluation.

<u>Plan of Investigation</u>. The basic Analog simulation components used by Lt. Wendland were redesigned and improved to produce a Type Two and a Type Three system. The loop was then connected and analyzed to determine its dynamic response characteristics.

The investigation continued with the theoretical analysis of the PIL. The loop's Root Locus were plotted by means of the IBM 1620 Digital Computer. The program was derived from a thesis written by Lt. H.M. Paskin with improvements made by Captain C. W. Richards, Jr. The program is given in Appendix B. The results will then be compared.

The concluding chapter will contain conclusions and recommendations for further study and experiment.

II. Analog Computer Simulation for the Phase-Lock Loop


The individual components of the PLL are designed and simulated separately, and then formed into a loop as shown in Figure 2.


The basic frequency of 5 rps was chosen because of the design of the input OSC and VCO and the frequency range of the computer. In actual operation, the frequency of the PLL is 10 to 20 kcps. This means that 10 seconds on the simulation is equivalent to approximately 10 milliseconds in the actual system.


Input Oscillator Simulation


The Input Oscillator requires a variation in frequency tantamount to $\omega = 5$ rps without changing the amplitude of the output. As can be seen in Figure 2 both the COS ω , t and SIN ω , t must be generated by the Input Oscillator. The basic sin cos generator in Figure 3 must be modified slightly to meet the above requirements. The ω in Figure 3 could not be changed smoothly and evenly. In Figure 4, the potentioneters ω/G are replaced by serve potentionmeters. The potentioneters must be equally loaded or they will change the amplitude when large step, ramp, or parabolic changes in frequency are made. When $\Delta \omega = 0$, the potentioneters are set at .5. This makes the center frequency of the oscillator 5 rps. With the proper value of $\Delta \omega$, the ω , of the oscillator will vary over a range of zero to ten rps.

Phase Detector Simulation










Phase Detector Computer Simulation Circuit
Figure 5



Quarter Square Type Multiplier
Figure 6

The phase detector is the most critical part of the FLL. For this reason an electronic multiplier is used to simulate the phase detector. The simulation is shown in Figure 5. The most accurate type multiplier available on the Electronic Association Incorporated Computer, which was utilized in this investigation, is the Quarter-Square Type. Diodes are used to generate the square waves for a quarter or square multiplier where

$$x y = \frac{1}{4} \left[(x + y)^2 - (x - y)^2 \right].$$
 (1)


The multiplier requires both signs of the input variables. The connection made to S and G effectively remove the normal feedback resistor (Ref 6). The proper scale factor and sign at the output amplifier is best determined by solving the current equation at the amplifier summing junction, as illustrated in Figure 6.

Notch Filter Simulation


The notch filter used is the one designed by Lt. Wendland (Ref 19). The filter consists of two paths. One path has a unity gain and the other contains a high phase filter set enabling the notch to attenuate the second harmonic $(2 \omega t)$. The high pass filter assumes the form of


$$H(s) = \frac{4s^{4}}{(s+10)} + oR \frac{4(10^{-4})(1\omega)^{4}}{(1+1\omega)^{4}} = H(1\omega)$$
 (2)

From the log magnitude and angle plot in Figure 7, one can see that if $\omega < 10$ rps, the signal will be attenuated, and when $\omega > 10$ rps




12






$$2. \frac{l_0}{l_i} = \frac{S}{S+10} = \frac{1}{1+\frac{10}{S}}$$



High Pass Filter Factor Simulation
Figure 8






Figure 10

the signal will pass at gain 1. When $\omega = 10$ rps, the signal will have a gain of one, but will be 180 out of phase. Effectively, the high pass filter is replaced by an amplifier, and the output is zero.

Cascading four s/(s + 10) circuits together will give the simulation of the high pass filter. Two methods of simulation are possible, as shown in Figure 8. The second one was used because of the high forward gain in number 1. The complete computer simulation for the Notch Filter is in Figure 9.


Theoretically, this Notch Filter will only suppress the second harmonic at $\omega = 10$ rps as can be seen in the experimental Log Magnitude Plot in Figure 10. The Notch Filter performed satisfactorily for the range of ω used in this investigation.

Loop Filter Simulation

Most Loop or Low Pass filters are represented by factored transfer functions. The only restriction on the transfer function is that the order of numerator be equal to or less than the denominator. The factors of the transfer function are first simulated and then cascaded to form the low pass filter. The factors fall into three general forms, the simulation of which is shown in Figure 11. The simulation of the low pass filters used in this investigation is found in Appendix Figure A-2.

Voltage Controlled Oscillator Simulation

The VCO, as its name implies, states that it must tolerate being controlled by a voltage. In addition, both the cos and sin must be



generated to provide the feedback and phase error detector inputs, and the amplitude of the output must be independent of any change in frequency. These requirements are the same as the Input Oscillator. The VCO is basically the same as the Input Oscillator. If A is replaced by B and ω , by ω_{λ} , the simulation is shown in Figure 4.

Phase Shifter Simulation

In order to start the Input Oscillator and the VCO at relatively equal phase and to prevent the stability point from shifting, a phase shifter was placed in the feedback loop. The feedback is B SIN $(\omega_2 t + \phi)$ with the shifting circuit controlling ϕ .

The basis for the circuit is the trigonometric identity

$$SIN (a + b) = SIN a COS b + COS a SIN b$$
 (3)

let

$$a = \omega_{\lambda} t$$


 $b = \emptyset$


it becomes


SIN
$$(\omega_2 t + \phi) = SIN \omega_2 t COS \phi + COS \omega_2 t SIN \phi$$
 (4)
Figure 12 demonstrates the basic computer diagram while Figure 13 shows
the circuit as it appears in the loop (Ref 19).

Voltage Controlled Oscillator Locking Similation

Due to the inherent instability of the Analog Computer, the integrator drifts, and the power loss in the feedback capacitors, the amplitude of VCO tends to change when large or rapid variations in Δ ω are attempted. In order to completely analyze the phase of the FLL.







the amplitude of the VCO is locked to the correct value.

In any oscillator, the

$$A \cos^2 \propto + A \sin^2 \propto = A (\cos^2 \propto + \sin^2 \propto) = A = constant$$
 (5)

Whenever the amplitude of A changes or drifts to A

$$A \cos^2 + A \sin^2 \neq A \tag{6}$$

Let

$$x = A SIN \sim y = A COS^{2} \sim v t$$

then

$$A' - (x + y) \equiv \mathcal{E} \tag{7}$$

where \mathcal{E} is equal to the error of A.

By use of multipliers and summers, [A'-(x+y)] can be generated, and if fed into each integrator of the oscillator as a negative or positive damping proportional to \mathcal{E} , will maintain A at the correct level. Figure 14 illustrates the basic computer simulation needed (Ref 11). If x (or y) increases, \mathcal{E} becomes negative, and $-\mathcal{E}$ x/100 becomes positive. When $-\mathcal{E}$ x/100 is fed to the input of an integrator, the output decreases.


The simulation used in the PLL, as shown in Appendix Figure A-1, can be obtained

ıſ

$$x = 20 SIN \omega_x t$$

 $y = 20 COS \omega_x t$

The multipliers used are of the Time Division Type. These are used because of the unavailability of the Quarter Square Type.



Phase Error Detector Simulation (Ref 17)

$$\begin{split} & L_{N} = A \, SIN \, \omega, t - B \, SIN \, \left(\omega_{2}t + \Theta_{D}\right) \\ & : F \, A = B \quad \omega_{1} = \omega_{2} \\ & L_{D} = A \, SIN \, \left(\omega_{1}t - \frac{\Theta_{1}}{2} + \frac{\Theta_{1}}{2}\right) - A \, SIN \, \left(\omega_{1}t + \frac{\Theta_{1}}{2} + \frac{\Theta_{1}}{2}\right) \\ & SINCE \, - SIN \, \alpha = SIN \, \left(-\alpha_{2}\right) \\ & + \frac{\Theta_{1}}{2} + \frac{\Theta_{1}}{2} + \frac{\Theta_{1}}{2}\right) + SIN \, \left(-\omega_{1}t - \frac{\Theta_{1}}{2} - \frac{\Theta_{1}}{2}\right) \\ & SINCE \, 2COS \, B \, SIN \, \omega = SIN \, \left(\omega_{1} + \frac{\Theta_{1}}{2}\right) + SIN \, \left(\omega_{1} - \frac{\Theta_{1}}{2}\right) \\ & : F \, \omega = -\frac{\Theta_{1}}{2} \qquad \qquad B = \omega_{1}t + \frac{\Theta_{1}}{2} \\ & + han \, I_{D} = 2 \, A \, COS \, \left(\omega_{1}t + \frac{\Theta_{1}}{2}\right) \, SIN \, \left(-\frac{\Theta_{1}}{2}\right) \\ & L_{D} = -2 \, A \, SIN \, \frac{\Theta_{1}}{2} \qquad \left[COS \, \left(\omega_{1}t + \frac{\Theta_{1}}{2}\right) \right] \\ & | L_{D}| = 2 \, A \, SIN \, \frac{\Theta_{1}}{2} \\ & = A \, \Theta_{1} \\ & | L_{D}| = 2 \, A \, \left(\frac{\Theta_{1}}{2}\right) = A \, \Theta_{1} \end{split}$$

Phase Error Detector Analysis

Figure 16

Phase Error Detector Simulation

The Analog Simulation requires that the phase difference between Input Oscillator and VCO be plotted as an output signal. If the negative of A SIN ω , t and + B COS (ω_1 t + \mathcal{A}_n) are totaled, assuming that A = B and ω_n = ω_2 , then the output is proportional to the phase angle. Figure 16 demonstrates the theory from which this simulation is derived. Figure 15 illustrates the actual simulation (Ref 19). If the amplitudes of the oscillator vary, the phase error voltage detected will not depend on the phase error alone. With the looking circuit on the VCO, the reading of the phase error detector more closely approximates the phase error.

The next step of the investigation consists of integrating the PLL components and obtaining the dynamic responses.

III. Dynamic Analysis of the Simulated Phase-Lock Loop

The simulation of the Phase-Lock Loop, as shown in Appendix A, was analyzed to determine the characteristics with different filters which make the loop Type Two and Type Three. The system was examined with five filters.

The imputs to the system assumed three forms, step, ramp, and, in Type Three, parabolic. In the Type Two system, the step was set at 1 wolt and the ramp at 1 volt/second. In the Type Three system, the step was 1 volt, ramp was .13 volts/second and parabolic was .13 volts/second. In terms of frequency

Inout	Type Two	Type Three
step	.05 radians/second	.05 radians/second
ramp	.05 radians/second	.0065 radians/second
parabolic	46456666666444666	.0065 radians/second ³

The system was tested by inserting the filter desired and then applying the various input. The system gain was varied to determine the limits of G for stability, and to obtain the best operating point.

Two, Type Two filters of the forms


$$F(s) = \frac{(s+a)(s+b)}{s(s+c)} \qquad \text{where } c > a \text{ and } b$$
 (8)

and

$$F(s) = \frac{s^2 + a s + b}{s (s + c)} \text{ where } s^2 + a s + b \text{ has complex roots (9)}$$



A SIN wit



B SIN wat

en

e.

Step Response for Type Two System

were attempted, but due to computer instability, oscillations of 8000 cycles/second were generated in the loop and prevented the analysis of the PLL (Ref 5:6 100-105).

The filter used for Type Two (G = 30) is

$$F(s) = \frac{.3 (s + .1)}{s (s + .5)}$$
 (Figures 17 and 18)

The filter used for Type Two (G = 70) is

$$F(s) = \frac{.3 (s + .6) (s + .1)}{s (s + 1) (s + .5)}$$
 (Figures 19 and 20) (11)

The filter used for Type Three (G = 150) is

$$F(s) = \frac{.3 (s + .1) (s^{2} + 5s + 2.5)}{s^{2} (s^{2} + 8s + 20)}$$
 (Figures 21,22 & 23) (12)

The above figures are typical results for the gain shown. The figures consist of five separate graphs which correspond to the recorder channels in Appendix A. All scales are marked in volts and the time scale is 5 seconds/cm.

The first curve, A SIN ω , t is the sine output from the input oscillator in the simulation circuit. The frequency is five radians/second up to the point where the input is applied. When the input is applied, the frequency becomes $\omega_i + \Delta \omega$ where $\Delta \omega$ is a step, ramp, or parabolic inputs.

The second curve, B SIN ω_{λ} t is the sine output of the VCO. The frequency is ω_{λ} , and after initial locking oscillation, will be






Figure 18



ASIN/ wit




B SIN Wat


em

le

en

Figure 19






Step Response for Type Three System


L_L
Figure 21



ASIN W,t




B SIN Wat



+50


$$-50 \quad F(s) = \frac{.3(s+.1)(s^2+5s+2.5)}{S^2(s^2+8s+20)}$$

Lc




Ramp Response for Type Three System


Lr. Figure 22



A SIN Wit



B SIN wat





-50
$$F(s) = \frac{.3(s+.1)(s+5s+2.5)}{s^2(s+8s+20)}$$

Lc

-5

Parabolic Response for Type Three System

Lr Figure 23

TABL	E	ONE	
COMPARISON	0 F	SYSTEM	RESPONSE

INPUT	TYPE	FIGURE	F(s)	RESPONSE	GAIN	STATE RADIANS
			<u>S+.1</u> S(S+.5)	FAIR		
STEP	Two	17	5 (5+.3)	ts # 15 sec	30	0
			5+.1	Poor	-	
RAMP	Tuo	18	s(s+.5)	ts≈22se	30	./00
			$\frac{(5+.1)(5+.6)}{5(5+.5)(5+1)}$	G00 D		,
STEP	Two	19	3 (34.5)(5.1)	t, 20 12 sec	70	0
			$\frac{(5+.1)(5+.6)}{5(5+.5)(5+1)}$	FAIR	•	
RAMP	Two	20	3 (31.17)	Ts 2 15 sec	70	.0615
			(5+.1) (52+ 55 + 2.5)	Excellent		
STEP	THREE	21	5² (5² + 85 + 20)	ts 22 750c	150	.0075
			(S+.1) (52+55 +2.5)	Excellent		
RAMP	THREE	روي	52 (52+ B5 + 20)	ts 27sec	150	o
			(s+.1) (s2+55+2.5)	900D		
PARA BOLIC	THREE	23	52 (52+85+20)	75 % // SEC	150	.075

equal to ω , . In theory ω_2 will follow ω , with no error.

The third curve, modulation product (\mathcal{L}_{mn}) is the output of the phase detector. This signal is the product of A COS ω , t and B SIN $\omega_{\mathcal{L}}$ t and contains harmonics plus a DC level, which is equal to the phase error as can be seen in Figure 5.

The fourth curve (\mathcal{L}_c) is the control voltage that is applied to the voltage controlled oscillator after filters of the system remove the harmonics. This curve represents the response to the input. In steady state the curve will assume the form of the input.

The fifth curve (\mathcal{L}_{R}) is the phase error voltage and is obtained from the phase error detector. The amplitude of this voltage is a direct measure of the difference in phase between the input oscillator and the VCO.

The important characteristics of the system are:

- 1. The type of filter used
- 2. The gain of the system used
- 3. The type of input used
- 4. The type of overall system

After selecting or setting the above, the characteristics of the system's performance are:

- 1. The steady state phase error of the system
- 2. The general characteristics of transient response

Table One gives the comparison of the three systems under step, ramp, and parabolic inputs. These curves and tables illustrate the reason for the choosing of the higher degree Type Two filter for remainder of this report.

The complete step, ramp, and parabolic responses are given in Appendix C and Appendix D for the Type Two and Type Three systems respectively.

A limitation of the Analog Computer Simulation is seen in Figure 20 and Appendix Figures C-15, C-17, D-18, and D-21. When a high forward gain is used, the inherent noise of the DC amplifiers used in the Analog Computer produces a considerable amount of noise in the control signal.

Stability Point

When the system is started at t=0, the loop will oscillate until both frequency and phase of the input oscillator and VCO are exactly alike. One point of interest is that the loop has the ability to look at one of two points. Lock can be obtained at 0 or \mathcal{T} radians phase difference depending on the initial phase of the input oscillator and VCO. Whenever $(\phi-\Theta)$ is positive and between 0 and \mathcal{T} radians, the loop will lock in at 0. When $(\phi-\Theta)$ is negative and between 0 and \mathcal{T} radians, it will lock in at \mathcal{T} radians phase difference. This can best be seen by looking at the expression for the output of the phase detector

 $\mathcal{L}_{m} = 2 \text{ SIN } (2\omega t + \phi + -) + 2 \text{ SIN } (\phi - -)$ when the $(\phi - -)$ is negative the DC level 2 SIN $(\phi - -)$ becomes negative since

$$SIN (-\infty) = -SIN \infty$$
 (14)

This negative voltage will tend to decrease the phase of the WCO until the point where SIN \ll = SIN $- \ll$ = 0 which will happen when $\phi - \Theta =$ Frediens.

GE/EE/62-20

This means the loop will look at phase difference of $\ref{thm:loop}$ radians. The phase shifter assured that $(\phi - -)$ is always positive and will make the loop look in at the 0 radians phase difference stability point.

Static Phase Error

From the Phase Error Detector Analysis in Figure 16

$$|\mathcal{L}_n| = A \, \mathcal{O}_n \tag{15}$$

if $\mathbf{E}_{_{\!\!M}} \equiv \mathbf{peak}$ to peak voltage of $\mathcal{L}_{_{\!\!R}}$

then

$$\mathbf{E}_{\mathbf{A}'} = 2 \mathbf{A} \mathcal{O}_{\mathbf{R}} \tag{16}$$

$$\therefore \mathcal{O}_n = \frac{E_N}{2A} = \frac{E_N}{40} \tag{17}$$

IV. Theoretical Servo Analysis of the Phase-Lock Loop

The servo block diagram of the PLL is given in Figure 24. It is a simple unity feedback system in ω . K, represents the gain of the Phase Detector, while the 1/s term shows the integration of the frequency which is equal to phase difference.


If K_1 , K_2 , K_3 , K_4 , M(s), F(s) are known, we can plot the Root Locus. The Root Locus is a plot of the roots of the characteristic equation (1 + G H) of the closed-loop system as a function of gain (Ref 2). From the Root Locus, one can obtain the roots of the characteristic equation and the important parameters such as, time to peak overshoot (t_f) , settling time (t_s) , and peak overshoot (M_f) .


 \mathcal{M}_{ρ} is defined as the maximum overshoot of the steady state value. t_{ρ} is the time required to reach the maximum overshoot. A small t_{ρ} means a quicker response. t_{s} is the time required for the response to come within two percent of the steady state value. A small t_{s} indicates the system tends to be more stable.

Phase Detector

In this investigation the multiplier was used for the phase detector. The same results could have been obtained by using the balanced modulator (Ref 19). The output of the phase detector took on the form in Figure 25.

When using standard computer equipment, the term is divided by 100. If A = B = 20 then $K_{\mu} = 2$






$$l_{m} = [A COS(\omega, t + \Theta)] [BSIN(\omega, t + \emptyset)]$$

$$\mathcal{L}_{m} = \frac{AB}{2} \left[SN(a_{2}t + \phi + a_{3}t + \phi) + SN(a_{3}t + \phi - a_{3}t + \phi) \right]$$

$$\omega_{i} = \omega_{2}$$

Phase Detector Analysis

Figure 25



Notch Filter Transfer Function (Ref 17:34A)
Figure 26

Loop Filter

The gain K₂of the loop filter transfer function is taken arbitrarily as .3. The remaining part of the transfer function is dependent on the type system, and the filtering desired. Two systems, one Type Two and one Type Three were finally selected, for analysis. The two filters are

$$F(s) = \frac{.3 (s + .6) (s + .1)}{s (s + 1) (s + .5)}$$
(18)

and

$$F(s) = \frac{.3 (s^2 + 5s + 2.5) (s + .1)}{s^2 (s^2 + 8s + 20)}$$
(19)

Notch Filter

The notch filter transfer function is dependent on the high pass filter. The determination of the N(s) is given in Figure 26 (Ref 19).

Voltage Controlled Oscillator

Adjusting the input to the VCO by 100 volts, varies the VCO frequency by 5 radians. Therefore, the VCO sensitivity is .05 rps/volt. Any variable gain must be multiplied by .05. Lt. Wendland determined the dynamic transfer function of the VCO to be

$$VCO (s) = \frac{289}{(s+6+j16)(s+6-j16)}$$

$$\therefore K_{4} = (289) (.05) G$$
(20)

(Ref 19:44)

Using normal Servo techniques, the forward transfer function becomes, for Type Two

$$G(s) = \frac{G_r(s^2 + 100)(s + .6) (s + .1)(s + 4 - j2)(s + 4 = j2)}{s^2 (s + .5)(s + 1)(s + 6 + j16)(s + 6 - j16)(s + 10)}$$
(21)

where $G_{\tau} = (5)(2)(.3)(289)G$

H(s) = 1

The Root Locus plots are given in Figures 27 and 28.

For Type Three

$$G(s) = \frac{G_{\tau}(s^{2} + 100)(s + .1)(s^{2} + 5s + 2.5)(s + 4 + j2)(s + 4 - j2)}{s^{3}(s^{2} + 8s + 20)(s + 6 - .116)(s + 6 + .116)(s + 10)^{4}} (22)$$

where $G_T = (5) (2) (.3) (289) G$

H(s) = 1

The Root Locus plots are given in Figures 29 and 30.

Figures 31, 32, and 33 illustrate the Root Locus if the poles and zeros of the VCO and notch filter are neglected. It clearly shows that great error is presented if we neglect these poles and zeros when operating with the present filter under Type Three conditions.

When the poles and zeros of the forward transfer function are known, the Root Locus was accurately plotted by the Digital Computer, and the thesis written by Lt. Paskin with improvements by Captain Richards of the Mathematics Department. The program and operating instructions for the IBM 1620 are found in Appendix B.

Theoretical Static Phase Error

If $\triangle \omega$ is the steady state error of the system, then the theoretical phase error of the system can be derived.




Figure 27





Figure 28






Figure 30






Figure 31 48



49



GE/EE/62-20

From Figure 24

$$l_m = K O_n \tag{23}$$

$$\mathcal{L}_{c} = K_{2} K_{3} F(s) N(s)$$
 (24)

$$\Delta \omega = K_{\mu} \mathcal{L}_{c} = K_{\mu} K_{\mu} K_{\mu} F(s) N(s)$$
 (25)

$$\therefore \mathcal{O}_{\Lambda} = \frac{\Delta \omega}{K_{1} K_{2} K_{3} K_{4} N(s) F(s)}$$
 (26)

For a Type Two system

a. For a step input

$$\Delta \omega = \frac{\omega(t)ss}{K_o'}$$
 (27)

where $K_{o}^{'}$ is the step static error coefficient, defined as

$$\mathbf{R}'_{o} \equiv \lim_{S \to o} \mathbf{G}(\mathbf{s}) = \infty \tag{28}$$

(Ref 2:123-129)

and
$$Q_n = 0$$

b. For a ramp input, where K is the ramp static error coefficient

$$K_{i} = \int_{-\infty}^{\infty} sG(s) = K_{i} K_{i} K_{j} K_{i} H(s) / S=0$$
 $S=0$ (29)

$$\Delta \omega = \frac{D\omega(t)(ss)}{K_i'} = \frac{R_i}{K_i'}$$
(30)

where R is the input (Ref 2:123-129)

$$\therefore \mathcal{O}_{R} = \frac{\triangle \omega}{K_{1} K_{2} K_{3} K_{4} N(s) F(s)} = \frac{R_{1}}{(K_{1} K_{2} K_{3} K_{4} N(s) F(s))^{2}} (31)$$

GE/EE/62-20

In a like manner for Type Three

and

$$\mathcal{O}_{n} = \frac{R_{\perp}}{(K_{1} K_{2} K_{3} K_{4} N(s) F(s))^{2}}$$
 for parabolic inputs. (32)

Y. Results, Conclusions, and Recommendations

Results

The theoretical values of \mathcal{M}_{ρ} , t_{ρ} , and t_{S} , were found using the conventional Root Locus methods from the location of the closed loop poles and zeros. In both cases, there is a real root that must be considered to obtain the accurate values of \mathcal{M}_{ρ} , t_{ρ} , and t_{S} (Ref. 2:11 264-268).

Table Two illustrates the theoretical and experimental values of \mathcal{M}_{ρ} , t_{ρ} , t_{s} , and \mathcal{O}_{n} . The \mathcal{M}_{ρ} , t_{ρ} , and t_{s} were determined by the step response of the system. The \mathcal{O}_{n} was obtained for Type Two from the ramp, and for Type Three from the parabolic. The values compare favorably.


Stray Voltage Error. The amplifiers of the Analog Computer tend to drift during operation. Any drift in the amplifier is integrated in the loop and becomes a parabolic error. This error will vary with different gain or may even change from day to day, or run to run. An example for G = 150 Type Three is given in Figure 35. An error of this type produces a growing phase error in Type Two, while in Type Three it produces a constant phase error. This error can be subtracted from the steady state phase error found in Type Three.


Random Input Response. The final step in the dynamic analysis of the Phase-Lock Loop was the response of the system under random inputs. To better exhibit the quality of response of the Type Two and Type Three system, a Type One system using the filter designed by Lt. Wendland was


TABLE Two Comparison of Theoretical

AND Experimental VALUES

System Type	Experimental			Theoretical				
	Mp	Tp SEC	Ts See	On Radiaas	Mp	Tp See	Ts sec	On Radiaas
7wo G = 70	1.20	2.5	7•5	.0625	1.258	2.33	10.1	.083
Three G=150	1.25	3.5	7.0	.075	1.34	3.8	8.2	.087








2

3-35


;†

Random Response for Type One System

Figure 36



GE/EE/62-20 A SIN wit B SIN WIT Type Three Imput Voltage



GE/EE/62-20

examined (Ref 19). This filter is illustrated in Figure 34. The response of the three systems is shown in Figures 36, 37, and 38.

The Gains of the three systems are

Type Two-----70

Type Three-----150

The first five curves are identical to the remainder of the runs. The sixth curve is an indication of the input to the Input Oscillator. All scales are in volts/cm and the time scale is 5 seconds/cm. These three curves clearly indicate the tremendous improvements that were accomplished by increasing the type of the general system. Note the amplitude scales on the phase error voltage (ℓ_{κ}) and on the control voltage (ℓ_{κ}) . The range of frequency variation was from $\omega \approx 2.7$ rps to $\omega \approx 7.5$ rps.

Conclusions

The results of this investigation clearly demonstrate that the Phase-Lock Loop can be operated in the Type Two and Type Three configuration. A constant phase error was necessary to follow the ramp in Type Two, and the parabolic in Type Three, but the range of frequency change was significant. The curve in Appendix C and D show that the frequency can be changed up to $1.5 \, \omega_o$ with satisfactory results. In terms of a physical system, using a frequency on the order of 10 kcps, this is a marked improvement over the basic Type One system used by Lt. Wendland.

Recommendations

The computer simulation of the Phase-Lock Loop agrees favorably with the Serwo Analysis. The next logical step for further investigation of the FIL would be to integrate a physical component into the computer simulation.....e.g. a physical transistorized Phase Detector could be patched into the Analog Computer simulation to analyse the effect of the higher harmonics generated by the phase detector. This analysis could be followed by the building and testing of a completely physical Phase-Lock Loop. This would require a detailed Phase Detector and VCO circuitry analysis, in order to determine the effects of the physical units on the operation of the loop. The variation of the low pass filter to discover the most accessible physical realization would prove to be very interesting. Because of the low power levels used in the FIL, the physical model would most likely tend to be transistorized to reduce the size and weight.

The comparison between the physical and simulation loops would add much to the knowledge of the analysis of non linear systems.

Bibliography

- 1. Angelo, E.J. Jr. <u>Electronic Circuits</u>. New York: McGraw-Hill Book Co., 1958.
- 2. D'Azzo, John J. and C.H. Houpis. <u>Feedback Control System</u>
 <u>Analysis and Synthesis</u>. New York: McGraw-Hill Book Co., 1960.
- 3. Enloe, L.H. "Decreasing the Threshold in FM by Frequency Feedback." Proceedings of the IRE, 50:18-30 (January 1962).
- 4. Jaffe, R., and E. Rechtin. "Design and Performance of Phase-Locked Circuits Capable of Near Optimum Performance over a Wide Range of Input Signal and Noise Level." <u>IRE Transactions on Information Theory</u>, 17:66-76 (March 1955).
- 5. Johnson, C.L. <u>Analog Computer Techniques</u>. New York: McGraw-Hill Book Co., 1956.
- 6. Kasischke, F.W. and R.T. Harnett. <u>Preparation of Problems for Electronic Associates Computer.</u> Internal Memo 60-18. Dayton, Ohio: Systems Dynamic Analysis Division. (November 1960).
- 7. McAleer, H.T. " A New Look at the Phase-Locked Oscillator."

 Proceedings of the IRE, 47:1137-1143 (June 1959).
- 8. Ordung, P.F. et al. " Closed Loop Automatic Phase Control."


 <u>ATEE Transactions</u>, 73:375-381 (September 1954).
- 9. Preston, G.W. "Basic Theory of Locked Oscillators in Tracking FM Signals." IRE Transactions on Space Electronics and Telemetry. 5:30-32 (March 1959).
- 10. Preston, G.W. and J.C. Tellier. "The Lock-In Performance of an AFC Circuit." Proceedings of the IRE, 41:249-251 (February 1953).
- 11. Resolution by Means of Controlled Sin. Cos. Circuits. Report by University of Michigan. (available at the Systems Dynamic Analysis Division, Eldg. 57, WPAFB, Chio).
- 12. Rey, T.J. "Automatic Phase Control: Theory and Design."


 <u>Proceedings of the IRE. 48:1760-1772</u> (October 1960).
- 13. Rue, A.K., and P.A. Lux. "Transient Analysis of a Phase-Locked Loop Discriminator." IRE Transactions on Space Electronics and Telemetry, 7:105-112 (December 1961).
- 14. Sferrazza, P., et al. " Phase-Locked Loops for Electronically

- Scanned Antenna Arrays." IRE Transactions on Space Electronics and Telemetry, 7:95-100 (December 1961).
- 15. Truxal, J.G. <u>Control System Synthesis</u>. New York: McGraw-Hill Book Co., 1955.
- 16. Weaver, C.S. " A New Approach to Linear Design and Analysis of Phase-Locked Loops." IRE Transactions on Space Electronics and Telemetry, 5:166-178 (December 1959).
- 17. Weaver, C.S. "Increasing the Dynamic Tracking Range of a Phase-Locked Loop." Proceedings of the IRE, 47:952-958 (May 1960).
- 18. Weaver, C.S. "Thresholds and Tracking Ranges in Phase-Locked Loops." IRE Transactions on Space Electronics and Telemetry, 2:60-70 (September 1961).
- 19. Wendland, G.E. <u>The Analysis of an Automatic-Phase-Control</u>
 <u>Amplifier System for Use with a Huclear Magnetic Resonance</u>
 <u>Cyroscope</u>. Thesis (unpublished). Deyton, Chio: Air Force
 Institute of Technology, 1962.


APPRINDIX A


Complete Analog Computer Circuit Diagram
for Simulation of Phase-Lock Loop











APPENDIX B

Computation of Root Loci

I. PROGRAM ABSTRACT

Title: Computation of Root Loci

Subject Classification: 9.4

Authors: Harvey M. Paskin and Charles W. Richard, Jr.

Air Force Institute of Technology

Direct Inquires to: Capt. Charles W. Richard, Jr.

Mathematics Department, AF Institute of Technology

Wright-Patterson AF Base, Ohio

CL3-7111 - Ext. 29115

Purpose/Description: Given the poles and zeros of a rational transfer

function G(s), this FORTRAN progrem calculates the roots of the characteristic equation for a

feedback system

1 + K G(s) = 0

The locus of one root is calculated at equal increments in the complex s-plane for monotone

variations of the paremeter K.

Mathematical Method: Starting at a point on the locus, the next point is calculated, using a modified Newton's method

to satisfy the angle condition

Arg $G(s) = (2k + 1)\pi$ $k = 0, \pm 1, \pm 2, \cdots$

Restrictions: The number of poles plus the number of seros of Q(s)

must not exceed 25. Points on the locus are calculated

only for non-negative values of the parameter K.

Equipment Specifications: IBM 1620 with 20,000 digits of memory.

1622 card reader-punch.

Storage Requirements: Entire 20K memory.

Additional Remarks: 1. This FORTRAM progrem was compiled using the


AFIT Improved Fortran, 1.1.010. Standard
AFIT Fortran subroutines are used including
absolute value, except that the Print subroutine is modified to carriage return before

printing.

- Add. Remarks: 2. The object deck has been compressed, using an AFIT compressor. The object deck is sequenced from OCl through 279 in columns 78 through 80. The Fortran source deck is sequenced from OOl through 187 in columns 78 through 80.
 - 5. Compared with other methods of computing zeros of polynomials, it is believed that this program achieves decreased running time at the expense of decreased accuracy. Accuracy of the results is a function of the number and distribution of the poles and zeros of G(s) and the location of the particular root being computed. For a variety of sample problems the average time to calculate one point on the locus was 15 seconds, exclusive of printing, at a worst known accuracy of 4 decimal digits.

II. DESCRIPTION OF PROGRAM

The transfer function for a feedback system may be written



where the "gain" K is a real number and G(s) is restricted to be a rational function of s in the factored form

$$G(s) = \frac{P(s)}{Q(s)} = \frac{(s - z_1)(s - z_2) \cdot \cdot \cdot \cdot (s - z_m)}{(s - y_1)(s - y_2) \cdot \cdot \cdot \cdot (s - y_n)} \quad n \ge m$$

This program calculates the zeros of the denominator Q(s) + KP(s) for non-negative values of the parameter K. Starting at a known root of Q(s) + KP(s) = 0, a locus of roots, s_L , is calculated at fixed increments, $|\Delta R|$, in the complex plane.

$$s_{L} = x_{L} + ty_{L}$$

$$\Delta R = \pm \left| s_{L+1} - s_{L} \right|$$

AR is considered positive for increasing values of the parameter K and negative for decreasing values of the parameter K. The value of K at each point on the locus is computed and output with the real and imaginary part of the point.

GE/EE/62-20

III. METHOD OF COMPUTATION

At a root, s_L , of Q(s) + KP(s) = 0

$$\mathfrak{G}(\mathbf{s}_{L}) = \frac{\mathbf{P}(\mathbf{s}_{L})}{\mathbf{Q}(\mathbf{s}_{L})} = -\frac{1}{K}$$

therefore: $\arg Q(s_L) = \pi$ or an odd multiple of π

and


$$|G(s_L)| = \frac{1}{|X|}$$

Defining $\psi_i = \arg(s_i - z_i)$! = 1, 2, · · · m

$$Q_i = arg(s_L - y_i)$$
 $i = 1, 2, \cdots n$

then

$$\arg G(s_{1}) = \sum_{i=1}^{m} \psi_{i} - \sum_{i=1}^{n} \varphi_{i} = (2k+1)\pi \quad k = 0, \pm 1, \pm 2, \cdots$$



s-plane

Starting at the point s_L on the root locus a new test point s is determined for a given ΔR and initial angle θ .

$$s = s_L + \Delta R (\cos \theta + i \sin \theta)$$

A modified Newton's method is used to determine a θ_{N} to satisfy

$$arg G(s) - (2k + 1)\pi = 0$$

This new point $s_{L+1} = s_L + \Delta R (\cos \theta_R + i \sin \theta_R)$ is approximately on the locus.

If the modified Newton's method fails an alternate procedure, essentially a binary search for θ_{γ} is used for convergence to θ_{α} .

After convergence to the new point s_{L+1} on the locus the associated value of the gain K is calculated, using

$$|K| = \frac{1}{|G(s_{L+1})|} = \frac{|Q(s_{L+1})|}{|P(s_{L+1})|} = \frac{\prod_{i=1}^{n} |s_{L+1} - P_i|}{\prod_{i=1}^{n} |s_{L+1} + z_i|}$$

For a more complete description of the mathematical method, see reference 2.

IV. INPUT FORMAT

A. A problem, or series of problems, may be input from cards or typewriter, depending on sense Switch 1.

All data is input without an input format specified. Therefore, data input either from typewriter or cards may be in any form, with or without a decimal point, or in floating form. There is one restriction for card input. If input cards have extraneous information punched following the data (such as sequence numbers) then a record mark must separate the data from the extraneous information.

Separate numbers must be separated by one or more commas or blanks if there is more than one piece of data in the same input record. There may not be any blanks within a number. If the input is from the typewriter RELEASE, START should be pressed where R/s is indicated below. If the input is from cards each new value of "n", item (1) below, must appear as the first piece of data on a separate card. As many of the numbers following item (1) as will fit may be punched on the same card.

The form and order of the input data are as follows:

ł	!	4
(1)	n (R/s)	for $n > 0$, $n = $ the no. of poles of $G(s)$
(2)	Re p ₁ , Im p ₁ (R/s) Re p ₀ , Im p ₀ (R/c)	the real and imaginary part of each pole, p ₁ , of G(s)
(3)	Re p_n , $T_n P_n$ (R/s) m (R/s)	m = the number of zeros of G(s)
(4)	Re z ₁ , Im z ₁ (R/s) Re z ₂ , Im z ₂ (R/s)	the real and imaginary part of each zero, z ₁ , of G(s).
	Re sm. In sm (R/s)	
(5)	Re s _o , ha s _o (R/s)	the real and imaginary part of the starting point s on the locus. This point may be any one of the poles pk of G(s).
(6)	∆R, Ħ (R/a)	Increment AR = s _{I+1} - s _I If AR is positive, points on the locus will be calculated for increasing values of K. AR is negative for decreasing values of K. = the number of points on the locus to be output. If N < 0 see 6.a.
(6. a)	• _o (R/a)	Initial search engle in degrees. If $in(6) N > 0$, this record is <u>not</u> input. Then $\theta_0 = 0$ if a new s_0 has been input, otherwise $\theta_0 = \theta_N$ of the previous point.

IV. B. Alternate form of input data for subsequent runs.

In subsequent runs for the same transfer function G(s), the poles and zeros of G(s) need not be input again. The first record, n, is used as a switch.

CPTICM 1. n = 0 for a new starting point s

Input data is of the form

CPTICE 2. n = -1; to continue on same locus but with new ΔR .

Input data is of the form

(1)
$$-1$$
 (R/s)

(6)
$$\Delta R$$
, N (R/s)

CPTION 3. Manual intervention for new ΔR on same locus. After one or more points on the locus have been output set Switch 2 and Switch 3 CFF. After calculating the current s_{L+1} the typewriter will print

DELITA R, NO. OF POLITIS

- 1. Reset Switch 2 and/or 3
- 2. Enter from the typewriter

$$\Delta R$$
, H (R/s)

NOTE: Switches 2 and 3 should be set GFF while the root s_{L+1} is being printed. Otherwise, the last point computed will not be output.

- C. Comments on the use of the various input options
 - The optional input of an initial search angle 00 is most useful in the vicinity of a point where two or more loci cross. Different 00's may be used to obtain points on the different loci. A new 00 may be input, as described in A6.a, with either OFTION 1, 2, or 3 above.

- IV. C. 2. OPTION 1 is useful for obtaining several loci associated with the same G(s). A different locus starts (i.e., K=0) at each of the poles of G(s).
 - 3. OPTION 2 is useful for obtaining more points along a particular section of a locus. Quite often the general shape of a locus is known and more points may be desired in the area of crossing loci, intercepts with the axis, etc.
 - 4. OPTION 3 is useful for changing ΔR, the spacing between points, based upon the immediate printed results. A negative ΔR, in order to "back up" on the locus, is useful if it is noted from the printed output that a particular point of interest has just been passed. Alternating use of positive and negative ΔR with |ΔR| decreasing also will allow for manual convergence to a root with a specified K.

V. CUTPUT POPOLAT

The results may be typed, punched on cards, or both. The format of off-line printing is the same as on-line.

Sense Switch 2: Off Type results

Sense Switch 3: ON Punch results

A. Data for each point, s, on the locus is output in three col-

X Y GAIN
Res_L Es E

B. The poles and zeros of G(s) are output following their input to identify the results. Preceeding each list of N roots, ΔR is output. θ_0 is output following ΔR is a θ_0 had been input.

GE/EE/62-20

VI. SAMPLE PROBLEM

$$G(s) = \frac{s + 19.6}{s(s + 9 + 41)(s + 9 - 41)}$$

Assume the following output is desired:

- 1. 5 points on the locus starting at the pole s=0 with an initial angle of 180 degrees and a $\Delta R=2.0$.
- 2. 5 points on the locus starting at the pole s = -9 + 41 with an increment ΔR = 1.0 continuing with 4 more points with ΔR = 0.5.

Input Data - 3 cards)

Printed Output

VALUE ØF PØLES .000000E-99 -9.000000E+00 -9.000000E+00 VALUE ØF ZERØS -1.960000E+01 .000000E-99

DELTA R 2.0000 INITIAL THETA 180.0 DEG.

X	Y	GAIN
.000000E-99	.0000006-99	.000000E-99
-2.000000E+00	.000000E-99	7.386363E+00
-4.000000E+00	.000000E-99	1.051282E+01
-6.000000E+00	.000000E-99	1.102941E+01
-8.000000E+00	.000000E-99	1.172413E+01
0.000002700		1,1,2,1,2,101
DELTA R	1.0000	
-9.000000E+00	4.0000C0E+00	.000000E-99
-8.318490E+00	3.268191E+00	5.554888E+00
-7.678918E+00	2.499460E+00	8.791001E+00
-7.080038E+00	1.698621E+00	1.038586E+01
-6.518831E+00	8.709456E-01	1.095099E+01
-0.5100512+00	0.7034300-01	1.03303355701
DELTA R	.5000	
-6.247419E+00	4.510221E-01	1.101978E+01
-5.748261E+00	4.800138E-01	1.104028E+01
-5.505700E+00	9.172369E-01	1.110832E+01
-5.276290E+00	1.361501E+00	1.128243E+01

VII. OPERATING INSTRUCTIONS

- 1. Clear memory, if desired, as follows:
 - a. Set all check switches to PROGRAM.
 - b. Depress INSTANT STOP and RESET.
 - c. Depress INSERT.
 - d. Type 16 00010 00000.(12 digits, no spaces or punctuation)
 - e. Depress RELEASE and START (or the R/S key)
 - f. After the MAR lights have cycled through memory at least once, depress INSTANT STOP.
 - g. Depress RESET.
- 2. Load the object deck as follows:
 - a. If the computer is not in manual mode, press IMSTANT STOP and RESET.
 - b. Set the OVERFLOW switch to PROGRAM, all other check switches to STOP.
 - c. Clear the card reader by removing any cards in the hopper and pressing READER STOP and NOW-PROCESS NUMOUT. Then remove all cards from the stacker.
 - d. Put the object deck in the reader hopper.
 - e. Depress LOAD.
 - When the reader stops on the last two cards, depress READER START.
 - g. Remove the cards from the read stacker and check for the last card.
- 3. a. Set the program switches

SWITCE 1	OM Input from typewriter Print output	OFF Input from cards Do not print
3	Punch output For error in typed input only.See 8 below	Do not punch Normal

b. Check switches; set the OVERFLOW SWITCE to PROGRAM, all other check switches to STOP.

- VII. 4. If data cards are to be read (Switch 1 CFF), place two blank cards after the data deck, place in the read hopper, and depress READER START.
 - 5. If output cards are to be punched (Switch 3 OM), place blank cards in the punch hopper and press FUNCH START.
 - 6. Set paper in the typewriter three lines below start of a new page. Set typewriter margins to allow for at least 46 characters.
 - 7. Press START twice. Execution of the program will begin.
 - 8. If typewriter input is called for, an identification of the data to be entered will be typed, then the typewriter will be energized. Enter the appropriate data and degrees the R/S key. If a typing error is made, and it is found before the R/S key is pressed, it may be corrected as follows:
 - a. Turn Switch 4 OM.
 - b. Depress R/S.
 - c. Turn Switch 4 OFF
 - d. Retype the entire line
 - e. Depress R/S

Note that Switch 4 must be CFT whenever information is being entered at the typewriter, except when an error is being corrected.

If the typing error is not discovered until after R/S is pressed, it is too late to correct it.

- 9. After the specified N points on the locus have been output, the program will always begin again and call for new data.
- 10. To manually stop the program at any time in order to input new data, depress INSTANT STOP, RESET, INSERT, RELEASE, START.
 Repeat steps 3 through 7.
- 11. If the results were punched, the output data deck may be removed at the end of computation as follows:
 - a. Lift the blank cards from the punch hopper.
 - b. Depress NON-PROCESS HUNCUT for a few seconds.

```
COMPUTATION OF ROOT LOCK
       DIMENSION A(25),B(25)
       TEL=10E-07
174
       IF (SENSE SWITCH 2) 74,171
       IF (SENSE SWITCH 3) 74,172
171
       PRINT 173
172
       FØRMAT (/17HSET SWITCH 2 ØR 3./)
173
       PAUSE
       GØ TØ 174
 74
       IF(SENSE SWITCH 1)13,9
       PRINT 8
 13
       FØRMAT (//12HNØ. ØF PØLES)
ACCEPT ,K
       IF (K) 121,7,5
       KØLES = K
  5
       PRINT 10
       FØRMAT (/14HVALUE ØF PØ
 10
       DØ 12 J=1,KØLES
ACCEPT, A'J), B(J)
PRINT 1
 12
       FØRMAT (/12HNØ. ØF ZERØS)
  1
       ACCEPT, ERØS
M = KØLES+JERØS
       N-KØLES+1
       IF (JERØS) 7,7,3
       PRINT 4
       FORMAT '/14HVALUE OF ZEROS)
       DØ 6 1=N,M
       ACCEPT, A'1),B(1)
PRINT 14
FØRMAT (/5HPØINT)
  6
       ACCEPT, XL,YL
       THETA-0.0
       PRINT 16
121
       FØRMAT(/22HDELTA R, NØ. ØF PØINTS)
 16
       ACCEPT, DELR, L
       IF'L)120,156,156
120
       PRINT 19
       FORMAT //13HINITIAL THETA)
 19
       ACCEPT, ANGLE
       THETA-ANGLE*.0174533
       GØ TØ 156
       READ, K
  9
       IF (K) 153,33,18
 18
       KØLES=K
      DØ 20 J=1,KØLES
READ, A(J), B(J)
READ, JERØS
M=KØLES+JERØS
 20
       N=KØLES+1
       IF (JERØS) 33,33,21
 21
       DØ 24 I=N,M
```

```
24
         READ, A(1), B(1)
 33
         READ, XL,
         THETA=0.0
        READ, DELR, L
IF/L) 123, 124, 124
READ, ANGLE
 153
123
         THETA-ANGLE*.0174533
         IF(SENSE SWITCH 2)127,156
 124
         IF'K)131,131,90
 127
         PRINT 10
 90
         DØ 92 J=1, KØLES
PRINT 17, A(J), B(J)
 92
         PRINT 4
        DØ 93 I=N,M
PRINT 17, A(I), B(I)
PRINT 130,DELR
FØRMAT(/7HDELTA R,F16.4)
IF(L)154,156,156
PRINT 151,ANGLE
 93
 131
 130
 154
 151
156
150
        FØRMAT(13HINITIAL THETA, F7.1, 7H
IF SENSE SWITCH 3)125, 150
IF SENSE SWITCH 2)152, 79
                                                              DEG.)
         PRINT 173
 79
        PAUSE
GØ TØ 156
        IF(K) 132, 132, 94
FØRMAT (/6X, 1HX, 15X, 1HY, 13X, 4HGAIN)
FØRMAT (E13.6, 3X, E13.6)
 125
 22
         PUNCH 10
 94
         D6 96 J=1,KØLES
         PUNCH 17, A(J), B(J)
 96
         PUNCH 4
         DØ 97 I=N,M
        PUNCH 17, A'I), B'I)
PUNCH 130, DELR
 97
 132
        IF'L) 352, 152, 152
PUNCH 151, ANGLE
 352
        IF'K) 252, 95, 195
 152
 195
         PRINT 22
         IF'SENSE SWITCH 3)295.95
 295
         PUNCH 22
 95
         X=XL
         Y=YL
         GANE-0.0
         DEL=1.0
         GØ TØ 56
 252
         IF'DELR*DEL)332,121,230
 332
333
         IF(L)230,333,333
THETA=THETA+3.1415927
        K=1
230
         D-ABS(DELR)
```

2

```
DEL=DELR/D
 23
       X=D*CØS(THETA)+XL
       Y=D*SIN(THETA)+YL
       BETA=0.0
       DØ 29 I=1,M
       P=0.0
IF (X-A(1)) 25,26,27
       P=3.14159265
PSI=ATAN((Y-B(I))/(X-A(I)))
 27
       IF (Y-B(1)) 28,30,30
 32
       P=0.0-P
 28
       BETA-BETA-PSI-P
IF (I-KØLES) 29,31,29
 30
       PSI=0.0
 26
       P=1.57079633
GØ TØ 32
       BETA=0.0-BETA
       CONTINUE
 29
       EPSIL-ABS(BETA)
       EPSIL=EPSIL-6.2831853
 44
       IF (EPSIL) 42,56,44
EPSIL=EFSIL+3,14159265
IF (BETA) 45,46,46
 42
 45
       EPSIL=0.0-EPSIL
 46
       GØ TØ (51,530,99),K
 51
       DELTH-EPSIL.
       K=2
GØ TØ 52
       IF (ABS(EPSIL-EPSAL)-1.0E-07) 98,53,53
DELTH-EPSIL*ABS((THETA-THATA)/(EPSIL-EPSAL))
530
53
52
54
        IF 'TOL-ABS(DELTH)) 54,56,56
        THATA=THETA
        EPSAL=EPSIL
        IF (0.78539816-ABS(DELTH)) 80,55,55
        THETA-THETA-'DEL*DELTH)
 55
       GØ TØ 23
IF 'EPSIL' 81,56,82
THETA=THETA+0.78539816
80
81
        G¢ T¢ 23
        THETA-THETA-0.78539816
82
        GØ TØ 23
        K=3
98
        Z=2.0
IF (EPSIL*DELTH) 100,56,102
100
        Z=0.5
        DELTH-(-0.5)*DELTH
101
        GØ TØ 103
        DEL TH- Z*DEL TH
102
        IF (TOL-ABS DELTH))55,56,56
 103
        UP=1.0
DØ 58 I=1,M
 56
```

3

```
WSL Z=SQRT((X-A(1))*(X-A(1))+(Y-B(1))*(Y-B(1)))
UP=UP*WSLZ
           IF (I-KØLES) 58,59,58
IF (UP) 60,61,60
 59
60
           UP=1.0/UP
 58
           CONTINUE
           PGANE=GANE
          IF 'UP' 63,62,63

GAAN=1.0/UP

IF'DEL*'GAAN-PGANE))65,66,66

THETA=THETA+1.8
 63
 163
65
           GØ TØ 230
           GANE=0.0
GØ TØ 64
 61
           GANE=1.0E50
GØ TØ 64
 62
           GANE-GAAN
66
 64
           XL=X
          YL=Y
IF 'SENSE SWITCH 3) 70, 133
 73
70
          PUNCH 67, XL, YL, GANE
IF (SENSE SWITCH 2) 71, 75
PRINT 67, XL, YL, GANE
FØRMAT (E13.6, 3X, E13.6, 3X, E13.6)
IF (SENSE SWITCH 3) 72,175
IF (SENSE SWITCH 2) 72,76
133
71
67
75
175
76
          K=-1
          GØ TØ 121
IF'L) 77,78,78
 72
77
78
          L=-L
          L=L-1
           ĨF'L)174,174,230
           END
```

APPENDIX C

Dynamic Response for Type Two Phase-Lock Loop

APPENDIX C

This Appendix contains the step and ramp responses of the Type
Two Phase-Lock Loop. The following values apply to these curves.

$$B = 20$$

$$K_{\prime} = 2$$

$$K_3 = 5$$

$$K_4 = (289) (.05) G$$

$$\phi = 0$$

$$F(s) = \frac{K (s + .1) (s + .6)}{s (s + 1) (s + .5)}$$

$$G = 10$$
 to $G = 160$

Step = .05 radians/sec


Ramp = .05 radians/sec2

The various curves shown on the following pages are from top to bottom.

<u>Curve</u>	Signal	Amplitude Scale v/cm
1	A SIN ω , t	20
2	B SIN سي t	20
3	l m	5
4	Lc	as marked
5	Ln	as marked

The time scale of these curves are 5 sec/cm.

+5




A SIN W,t



B SIN wit


4 Chippen and the control of the con


I m




Step Response


Appendix Figure C-1






Appendix Figure 0-3






Appendix Figure C-5




89




Appendix Figure C-7

GE/EE/62-20 A SIN W.t B SIN Wit -5 +20 G=60 (RAMP) -20 e. **-5**.

GE/EE/62-20 ASIN Wit B SIN Wat -5 Le.




A SIN W,E




B SIN Wit




I m




Le






ASIN Wit




B SIN Wit




-1 G=100 (StEP)






Appendix Figure C-12

GE/EE/62-20



A SIN W,t



BSIN Wit




-1 G = 120 (Stee)



+20	
-,20	
+20	A SIN W.Ł
-20	- 1
	B SIN Wit
+5	
-5	Auflimitterifeistimuminimuminimuminimuminimuminimuminimumini
+20	_Lm
	G = 120 (RAMP)
-20	Le
+5	
-5	Ramp Response
	La Appendix Figure C-14


-20

ASIN W. E




B SIN Wit

-**5**




, ,

Step Response




A SIN Wit



B SIN W,t

-1 January miner G = 160 (StEP)

Step Response





APPENDIX D

Dynamic Response for Type Three Phase-Lock Loop

APPENDIX D

This Appendix contains step, remp, and parabolic response curves for the Type Three Phase-Lock Loop. The following values apply to these curves.

$$\phi = 0$$

$$F(s) = \frac{K_{c}(s + .1)(s^{2} + 5s + 2.5)}{s^{2}(s^{2} + 8s + 20)}$$

$$G = 60$$
 to $G = 300$

Step = .05 radians/sec


Ramp = .0065 radians/sec

Parabolic = .0065 radians/sec 3


The various curves shown on the following pages are from top to bottom.

Curve	Signal	Amplitude Scale volt/cm
1	A SIN ω , t	20
2	B SIN W ₂ t	20
3	Lm	2.0
4	Le	as marked
5	Ln	as marked


The time scale of these curves are 5 sec/cm.





Appendix Figure D-1



Appendix Figure D-2










La Appendix Figure D-5

Ramp Response







A SIN W,t




B SIN wit



2-



Q.




en

Appendix Figure D-7


A	SIN w,t
+20	N
B	SIN WE
+50	L m
-50	G=100 (RAMP)
+5	L e
5	Ramp Response

GE/EE/62-20 A SIN wit ASIN w, t B SIN Wit B SIN wit e m +50 G-100 (PARAboLic) e. +5




Parabolic Response

La




A SIN wit




B SIN wat




I m




Le






A SIN W.t




B SIN Wat



L m




De




en

Appendix Figure D-11


451N cu, t



BSIN wat





سيا




L.









B SIN wat




e m






La


20.
A SIN wit
*2°
-26
B SIN Wit
-2
2
en .
+50
-50 G=140 (BRABOLIC)
Le
2
Parabolic Response
Ln Appendix Figure D-13
114



Ln Appendix Figure D-14

Step Response





GE/EE/62-20 A SIN wit A SIN wit B SIN Wat Appendix Figure D-17

-20

A SIN wit

20

B SIN Wat

سس


+50


-50 G=200 (RAMP)

e.


- Viny // // // Ramp Response

La Appendix Figure 0-19






B SIN Wat



em!




-50 G=200 (PARA bolic)


le

+5


-5

Parabolic Response





Appendix Figure D-22



Parabolic Response

er